# The New Topology of Multilevel Inverter with Less Number of Switches 

Thottempudi Prasanth ${ }^{1}$, Garikapati Siva Sankar ${ }^{2}$, Bathula Swarna Babu ${ }^{3}$, DupatiGopi ${ }^{4}$, Chandana Gowtham Sai ${ }^{5}$, G. V. K Murthy ${ }^{6}$, K Sowjan kumar ${ }^{7}$, K Naresh ${ }^{8}$, and S. Kavitha ${ }^{9}$<br>${ }^{1,2,3,4,5}$ UG Student Department of Electrical and Electronics Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India<br>${ }^{7,8,9}$ Assistant Professor, Department of Electrical and Electronics Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India<br>${ }^{6}$ Professor, Department of Electrical and Electronics Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India

Copyright © 2021 Made Thottempudi Prasanth et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


#### Abstract

A new multilayer inverter topology is proposed in this study. The cascaded feature is used in this innovative topology. In addition to the isolated DC sources seen in Cascaded H-bridge. The clamping diode in Diode and the multilevel inverter (CHB-MLI) Inverter with Clamped Multilevel (DC-MLI). With these advantages, an inverter topology with 18 total component counts when coupled had been discovered. This proposed topology has the potential to generate up to According to the ratio allocated to its DC sources, there are 17 output levels. Aside from increasing the number of output voltage levels, this study has a relatively low number of component counts. The THD limit defined by IEEE standard is also a goal (i.e. 5 percent) all voltage applications under 69 kV . To ensure that the suggested topology is functional, it is being simulated in Mat lab/Simulink with various modulation indexes. The amount of THD, the number of voltage outputs, and the RMS voltage are all being monitored and discussed. Finally, to assess the uniqueness of the suggested topology, a comparison study with recently disclosed topologies is being carried out.


KEYWORDS- Multilevel Inverter, Switches, DCMLI, FCMLI, CHBMLI

## I. INTRODUCTION

In the power business, the multilevel inverter (MLI) is crucial. It's commonly utilised in medium-to high-voltage applications such as high-voltage DC transmission, flexible AC power transmission systems (FACTS), renewable energy integration, and high-power drives. The main purpose of an inverter is to generate an AC output from an AC input. With the introduction of the 3-level inverter, the technology took off. This inverter can generate three levels of output voltage $(+\mathrm{V}, 0 \mathrm{~V}$, and -V$)$ in a quasi-square waveform with varying amplitude and frequency. To reduce total harmonic distortion (THD), it must be operated at very high frequencies, resulting in increased switching losses, high DV/DT, voltage doubling effect, and electromagnetic interference. A power output filter as well as a step-up transformer are required to increase the quality of the output voltage waveform. The
first MLI was introduced in the 1970s as a result of the aforementioned restrictions. When compared to a 3-level inverter, MLI successfully enhances the number of output levels. Furthermore, it has improved the voltage output quality, allowing the output filter's reliance to be lowered or abolished. Furthermore, because a high switching frequency is no longer required, switching loss could be decreased. The CHBMLI is the first MLI, and it uses cascading features and isolated DC. It is made up of a single cell called an Hybridge cell. A higher voltage level might be easily reached by cascading more H -bridge cells. This resulted in greater component counts and an isolated DC source, limiting the application's flexibility. DCMLI was introduced later in the 1980s. It divides the voltage source into two portions using a capacitor, with the neutral point in the middle. The clamping diode aids in the voltage step induction. However, employing a capacitor link will result in voltage balancing issues. In later years, the Flying Capacitor MLI (FCMLI) was developed in the hopes of overcoming the limits of DCMLI and CHBMLI. To produce a voltage step, FCMLI uses the same clamping approach as DCMLI. FCMLI has successfully eliminated the use of isolated DC sources and clamping diodes. As a result, the application's flexibility was limited by higher component counts and an isolated DC supply. Later in the 1980s, DCMLI was launched. It uses a capacitor to divide the voltage source into two parts, with the neutral point in the middle. The voltage step induction is aided by the clamping diode. Using a capacitor link, on the other hand, will cause voltage balancing concerns. The Flying Capacitor MLI (FCMLI) was created subsequently in order to overcome the limitations of DCMLI and CHBMLI. FCMLI uses the same clamping method as DCMLI to create a voltage step. According to this, FCMLI has successfully removed the use of discrete DC sources and clamping diodes. The constraints of traditional MLI are: (I) an increase in component counts
as the desired voltage level grows, resulting in a larger system size and higher inverter manufacturing costs, and (ii) a problem with voltage balancing. Because of this flaw, research on MLI continues to be conducted to this day. The cascading feature has become well-known among experts in this field. This showed a variety of topologies with
cascading features. The topologies are separated into two parts: generation and inversion bridge. In comparison to the traditional MLI, an inversion bridge is made up of a single unit of H -bridge cell and is responsible for setting the polarity of the voltage output. They have also succeeded in improving the quality of the voltage output. Nonetheless, as the number of output levels grows, so does the number of components, especially with the inclusion of an extra inversion bridge. Furthermore, unlike before, which relied on a DC capacitor link rather than isolated DC sources, the topologies make use of the benefits of isolated DC sources. As a result, the voltage balancing approach can be avoided. Despite the fact that voltage balancing is a key flaw in DCMLI, numerous approaches have been provided in. According to voltage balancing could be enhanced by fine-tuning the modulation approach and incorporating an additional voltage balance circuit. The requirement for a three-phase structure is also a drawback to adopting DCMLI. The DCMLI 5-level and 7-level are utilised to feed the inside permanent magnet synchronous motor in. The total number of switches required to create the aforementioned voltage levels is 24 switches and 36 switches, respectively. In addition, an output filter is utilised to increase the THD\%. According to a comparison of research of 5-level cascaded MLI and DCMLI discussed in, the THD \% for DCMLI is better than the cascaded MLI. In addition, presents a modified DCMLI. Unlike the standard DCMLI structure, the proposed topology is only created in one phase. As a result, the number of switches has been greatly reduced. However, adding an additional output filter increases the system's size, and voltage balancing becomes more difficult as the voltage is increased. As a result, if the constraints of CHBMLI and DCMLI can be addressed, the benefits of this topology can be fully realised. The cascaded feature and isolated DC sources from CHBMLI, as well as the clamping diodes in DC-MLI, are used in the innovative topology suggested in this study. The proposed architecture might create up to 17 levels using 10 switches, 4 diodes, and 4 isolated DC sources when these features are combined. The work is organised as follows: Section II provides an overview of the proposed topology, Section III provides operational details, Section IV provides data analysis, and Section V provides a comparison study.

## II. PROPOSED CONFIGURATION

Figure 1 depicts the proposed topology's fundamental configuration. This design typically consists of ten switches, four diodes, and four separated DC sources. The toggles Upper legs (S1, S2, S5, and S6) and lower legs (S1, S2, S5, and S6) Legs that are shorter (i.e., S3, S4, S7, and S8). These switches have to be turned on. To avoid a short circuit, they must work in tandem.
Part A and Part B are the two components of the overall structure. Each part generates its own voltage train based on the voltage ratio that has been allotted to it. Each component is designed to seem like a single phase DCMLI and is coupled using "floating switches," S9 and S10. The clamping diodes (D1, D2, D3, and D4) act as voltage dividers, causing a higher voltage level to be induced. (2.1) determines the number of voltage output levels as follows


Figure 1: Proposed Configuration
$\mathrm{n}=2 \mathrm{~h}+1$
where $n$ denotes the number of voltage output levels and $h$ denotes the total of all voltage ratios in the topology. Every part's switching operations can be classified into four modes. The switching process for Part A was depicted Figures 2(a) to 2(f).


Figure 2: Switching modes

Each section has five different switching modes: (V1 + V2), V1, $0,(-\mathrm{V} 2+(-\mathrm{V} 1))$, and
-V 1 . The positive cycle of voltage waveform production is represented by the switching modes in Fig. 2(a) and Fig. 2(b). S1, S2, and S10 are all turned on in Fig. 2(a) to allow voltage to pass via both DC sources. Complimentary, S3, S4, S9, and S10 must be turned off. Meanwhile, S2, S3, and S 10 are turned on in Fig. 2(b). The clamping diode will allow voltage to flow, halving the total DC sources in Part A. Complimentary, S1, S4, and S9 must all be disabled. The identical technique applied to the switching mode in Fig. 2(c) and Fig. 2(d), but the voltage flowed from the negative terminal to the positive terminal during the negative cycle. In the zero state, the switches are turned on to prevent any voltage from flowing through any voltage source. As shown in Fig. 2(e) and Fig. 2(f), there are two alternative switching modes for zero states (f) The sum of the switching modes in Parts A and B will produce the switching states required for each setup. It should also be noted that depending on the ratio allocated to each portion, the suggested topology in Fig. 1 might yield 9, 13, or 17 voltage output levels. Section III will go through this in further detail.

## III. DETAILS OF THE OPERATING SYSTEM

The operation of each configuration of the proposed topology will be explained in this section. As previously stated, based on the specified ratio, each configuration will yield a varied number of voltage output levels. The topology is used in this study with a $1: 1,1: 2$, and $1: 3$ ratios.

## A. Configuration A 1:1

1st Configuration: 1stThe symmetry configuration is defined as $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{VDC}$, where $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{VDC}$. This arrangement can create up to 9 levels of output voltage from (1). Each component generates a voltage train of $+2 \mathrm{VDC},+\mathrm{VDC}, 0,-\mathrm{VDC}$, 2 VDC .

Table 1: Shows the various switching states

| State <br> level | T1 | T2 | T9 | T5 | T6 | Vab |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 0 | +4 Vdc |
| 2 | 1 | 1 | 0 | 0 | 1 | +3 Vdc |
| 3 | 0 | 0 | 0 | 0 | 0 | +2 Vdc |
| 4 | 0 | 0 | 0 | 0 | 1 | +1 Vdc |
| 5 | 0 | 0 | 0 | 1 | 1 | 0 |
| 6 | 1 | 1 | 1 | 0 | 1 | -1 Vdc |
| 7 | 0 | 0 | 1 | 0 | 0 | -2 Vdc |
| 8 | 0 | 0 | 1 | 0 | 1 | -3 Vdc |
| 9 | 0 | 0 | 1 | 1 | 1 | -4 Vdc |

## B. Configuration B 1: 2

The DC source in Part B is doubled the voltage in Part A (i.e., asymmetry configuration), with $\mathrm{V} 1=\mathrm{V} 2=\mathrm{VDC}$ and $\mathrm{V} 3=\mathrm{V} 4=2 \mathrm{VDC}$ for this setup. This arrangement can create voltage up to 13 levels of voltage output when using (1). Part A's voltage train is +2 VDC ,
+VDC, 0, -VDC, and -2VDC, whereas Part B's voltage train is $+4 \mathrm{VDC},+3 \mathrm{VDC},+2 \mathrm{VDC}$,
$+\mathrm{VDC}, 0,-\mathrm{VDC},-2 \mathrm{VDC},-3 \mathrm{VDC}$, and -4 VDC . Table 2 depicts the switching stage.

Table 2: Switching state for 1:2 configuration

| State <br> Level | S1 | S2 | S9 | S3 | S6 | Vab |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 0 | 6 Vdc |
| 2 | 0 | 1 | 0 | 0 | 0 | 5 Vdc |
| 3 | 0 | 0 | 0 | 0 | 0 | 4 Vdc |
| 4 | 0 | 1 | 0 | 0 | 1 | 3 Vdc |
| 5 | 0 | 0 | 0 | 0 | 1 | 2 Vdc |
| 6 | 0 | 1 | 0 | 1 | 1 | 0 |
| 7 | 0 | 0 | 0 | 1 | 1 | - <br> 1 Vdc |
| 8 | 0 | 1 | 1 | 0 | 0 | - <br> 2 Vdc |
| 9 | 0 | 0 | 1 | 0 | 0 | - <br> 2 Vdc |
| 10 | 1 | 1 | 1 | 0 | 1 | - <br> 3 Vdc |

C. Configuration C 1: 3

Table 3: Switching state for 1:3 Configuration

| State <br> Level | S1 | S2 | S9 | S5 | S6 | Vab |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | +8 Vdc |
| 2 | 0 | 1 | 0 | 0 | 0 | +7 Vdc |
| 3 | 0 | 0 | 0 | 0 | 0 | +6 Vdc |
| 4 | 1 | 1 | 0 | 0 | 1 | +5 Vdc |
| 5 | 0 | 1 | 0 | 0 | 1 | +4 Vdc |
| 6 | 0 | 0 | 0 | 0 | 1 | +3 Vdc |
| 7 | 1 | 1 | 0 | 1 | 1 | +2 Vdc |
| 8 | 0 | 1 | 0 | 1 | 1 | +1 Vdc |
| 9 | 1 | 1 | 1 | 0 | 0 | 0 |
| 10 | 0 | 1 | 1 | 0 | 0 | -1 Vdc |
| 11 | 0 | 0 | 1 | 0 | 0 | -2 Vdc |
| 12 | 1 | 1 | 1 | 0 | 1 | -3 Vdc |
| 13 | 0 | 1 | 1 | 0 | 1 | -4 Vdc |
| 14 | 0 | 0 | 1 | 0 | 1 | -5 Vdc |
| 15 | 1 | 1 | 1 | 1 | 1 | -6 Vdc |
| 16 | 0 | 1 | 1 | 1 | 1 | -7 Vdc |
| 17 | 0 | 0 | 1 | 1 | 1 | -8 Vdc |

Part B's DC source value is tripled compared to Part A's, with V1 $=\mathrm{V} 2=\mathrm{VDC}$ and $\mathrm{V} 3=\mathrm{V} 4=3 \mathrm{VDC}$ for this setup. This arrangement might yield output levels of up to 17 levels when using (1). Part A and Part B have voltage trains of $+2 \mathrm{VDC},+\mathrm{VDC}, 0,-\mathrm{VDC}$, and -2VDC, whereas Part B has voltage trains of $+6 \mathrm{VDC},+5 \mathrm{VDC},+4 \mathrm{VDC},+3 \mathrm{VDC}$, $+2 \mathrm{VDC},+\mathrm{VDC}, 0$,
VDC, $-2 \mathrm{VDC},-3 \mathrm{VDC}$, -4 VDC , -5 VDC , and -6 VDC . Table 3 shows the various switching states.

## IV. ANALYSIS OF DATA

Mat lab/Simulink R2019a is being used to run the simulation. The suggested topology's rated voltage is
capped at 240 V . The system is loaded with a 277.6 and 0.55 H resistive and inductive load, respectively. Modulation index $m$ equal to $1.0,0.8,0.5$, and 0.3 is used in the simulation. The goal of modelling it with various modulation indexes is to see how modulation index affects the number of voltage output levels and the THD \% of the suggested topology. The outcomes of the 1:1, 1:2, and 1:3 configurations are shown in Tables 4,5 , and 6 , respectively. These statistics concluded that when the modulation index increases, the number voltage drops. Meanwhile, when the modulation index rises, the THD \% rises. However, the variation in THD percentage is not only due to the modulation index. THD percentage when $\mathrm{m}=0.5$ for a $1: 3$ configurations, for example, is higher than the value in $1: 2$ and $1: 1$ configuration. Each of these setups has a distinct number of output voltage levels when $\mathrm{m}=0.5$. As a result, it can be deduced that the THD percentage is likewise affected by the number of voltage output levels. The higher the number of voltage levels, the better the MLI in terms of THD quality. Nonetheless, the THD percentages derived from these topologies are almost identical to the IEEE Std 519-1992 THD acceptable norm. The permissible THD limit for applications below 69 kV is $5 \%$, according to this specification. The THD of the $1: 3$ arrangements are within the intended work. allowable limit but $1: 1$ configuration and $1: 2$ configurations might require filter to further reduce the THD percentage.

Table 4: Result obtained for 1:1 Configuration

| m | Number of level, n | THD \% | VRMS, v |
| :---: | :---: | :---: | :---: |
| 1.0 | 9 | 9.44 | 171.8 |
| 0.8 | 7 | 12.26 | 133.9 |
| 0.5 | 5 | 17.63 | 88.03 |
| 0.3 | 3 | 22.24 | 52.04 |

Table 5: Result obtained from 1:2 Configuration

| m | Numver of <br> level,n | THD,\% | vRms,v |
| :---: | :---: | :---: | :---: |
| 1.0 | 13 | 6.44 | 170.70 |
| 0.8 | 11 | 8.78 | 136.30 |
| 0.5 | 7 | 12.30 | 86.80 |
| 0.3 | 5 | 22.24 | 53.04 |

Table 6: Result obtained from 1:3 Configuration

| m | Number of <br> level, n | THD,\% | V Rms, v |
| :---: | :---: | :---: | :---: |
| 1.0 | 17 | 4.90 | 170.20 |
| 0.8 | 14 | 6.29 | 136.40 |
| 0.5 | 9 | 9.44 | 85.99 |
| 0.3 | 6 | 15.72 | 53.20 |

The modulation index has no effect on the amplitude of the output voltage VRMS. There is a small amount of variation in the VRMS value for different voltage levels, but it is not substantial. As a result, the number of voltage levels has
no effect on the VRMS. The DC offset that occurs during simulation could be the cause of the divergence. Figures 3(a), 3(b), and 3(c) show the harmonic spectrum for the $1: 1,1: 2$, and $1: 3$ configurations, respectively, when $m$ is equal to 1 . (a)


Figure 3: Modulation index for (a) 1:1 Configuration


Figure 4: Modulation Index for (b) 1:2 Configuration


Figure 5: Modulation Indexes for (C) 1:3 Configuration

The offset value could be detected at harmonic order equal to zero from Fig. 3(a) to Fig. 3(c). The smaller the value of fundamental voltage, the larger the offset value. Figures 4(a), 4(b), and 4(c) show the comparisons for the
aforementioned designs in terms of the number of output voltage levels, respectively. (a)


Figure 6: output voltage for (a) 1:1 Configuration


Figure 7: Output Voltage for (B) 1:2 Configuration


Figure 8: Voltage Output for (C) 1:3 Configuration

The summary comparison for these configurations in term number of level output and THD percentage are illustrated in Fig. 5 and Fig. 6.


Figure 9: The THD Percentage of Multilevel Inverter


Figure 10: Graph of number of THD Percentage against the modulation index

Furthermore, the voltage stress across the switches will be unequal because the switches are coupled to various voltage sources. As a result, the amount of power shared by the switches, as well as the amount of power lost at the switches, will vary.

## V. COMPARATIVE RESEARCH

The proposed topology is compared to the topologies proposed and in this section. To determine the polarity of the voltage output, topologies and used a cascaded feature with an inversion bridge. In contrast to the design in splits the voltage source using a capacitor. In the meantime, the topology is DCMLI's updated structure. Only one DCMLI phase is used in this topology. When only one phase is used, the number of components is greatly reduced. Table 7 compares the suggested topology to the topologies and for generating 9 -level voltage output. Table 7 shows that topology has fewer component counts than the suggested topology, but the THD is about treble that of the proposed topology. Meanwhile, due of the presence of an output filter, the THD percentage for topology is within the acceptable THD limit (i.e., 5\%). If the suggested topology includes a filtering element at the output, it will almost likely achieve the same THD percentage.

Table 7: Compares the suggested topology to the architecture

| Parameters | Proposed <br> Topology | Cascaded MLI | Modified <br> DCMLI |
| :---: | :---: | :---: | :---: |
| No. of sources | 4 | 4 | 1 |
| No. of switches | 10 | 11 | 10 |
| No. of diodes | 4 | 0 | 4 |
| No. of <br> capacitors | 0 | 0 | 6 |
| Total <br> component <br> counts | 18 | 15 | 20 |
| THD (\%) | 9.44 | 25.66 | 1.31 <br> (with Filter) |

Meanwhile, Table 7 compares the suggested topology to the architecture in order to generate a 17-level voltage output waveform.
Table 8: Number of components required to create the 21level output voltage

| Parameters | Proposed <br> Topology | Cascaded MLI |
| :---: | :---: | :---: |
| No. of sources | 4 | 1 |
| No. of switches | 10 | 14 |
| No. of diodes | 4 | 9 |
| No. of capacitors | 0 | 10 |
| Total component counts | 18 | 34 |
| No. of voltage level | 17 | 21 |
| THD (\%) | 4.90 | 3.93 |

Table 8 shows that the number of components required to create the 21 -level output voltage in [1] is nearly double that of the suggested design. Despite the fact that [1] has a greater output voltage, the THD difference between it and the suggested topology is not significant. In fact, assuming
the same difference in output voltage level that may be produced, the THD gap between the 1:2 and 1:3 configurations described in this study is 1.54 percent, which is higher than the THD gap between the 1:3 configuration and topologies presented in [1], which is just 0.70 percent.

## VI. CONCLUSION

Based on the simulation results, it can be stated that the proposed topology is capable of solving the difficulty that conventional multilevel inverters confront. This proposed architecture achieves a high level of output while using a small number of total components. As a result, the proposed topology could yield a low THD \% and so improve the system's quality. Furthermore, a comparative investigation revealed that the proposed topology outperforms the competition in terms of THD output and total component counts. Although the THD percentages for $1: 1$ and $1: 2$ configurations are slightly higher than the permitted limit, the output filter could improve them. The presence of the output filter will undoubtedly raise the system's size, but not its number.

## CONFLICTS OF INTEREST

The authors have no conflicts of interest to declare. The authors confirm that we have no affiliation with any organization with a direct or indirect financial interest in the subject matter discussed in the manuscript.

## REFERENCES

[1] M. H. Mondol, P. B. Shuvra, M. K. Hosain, F. Samad, and M. W. Rahman, "A Novel Single Phase Multilevel Inverter Topology with Reduced Number of Switching Elements and Optimum THD Performance," in 2019 International Conference of Electrical, Computer and Communication Engineering (ECCE), Feb. 2019.
[2] K. H. Law, M. S. A. Dahidah, and N. Mariun, "Cascaded multilevel inverter based statcom with power factor correction feature," in 2011 IEEE Conf. Sustain. Utilization and Develop. in Eng. And Technol., Dec. 2011, pp. 12-18.
[3] K. H. Law, M. S. A. Dahidah, G. S. Konstantinou, and V. G. Agelidis, "SHE-PWM cascaded multilevel converter with adjustable DC sources control for STATCOM applications," in 7th Int. Power Electron. And Motion Cont. Conf., Aug. 2012, pp. 330-334
[4] K. H. Law and M. S. A. Dahidah, "DC-DC boost converter based MSHE-PWM cascaded multilevel inverter control for STATCOM systems," in 2014 Int. Power Electron. Conf., Aug. 2014, pp. 1283-1290.
[5] K. H. Law and M. S. A. Dahidah, "New current control algorithm incorporating multilevel SHE-PWM approach for STATCOM operation under unbalanced condition," in 2014 IEEE 5th Int. Symp. Power Electron. for Distrib. Generation Syst., Aug. 2014, pp. 1-7.
[6] K. H. Law, W. P. Q. Ng, and W. K. Wong, "Flyback cascaded multilevel inverter based SHE-PWM control for STATCOM applications," Int. J. Power Electron. Drive Syst., vol. 8, no. 1, pp. 100-108, 2017.
[7] K. H. Law, "An Effective Voltage Controller for Quasi-ZSource Inverter-Based STATCOM with Constant DC-Link Voltage," IEEE Trans. Power Electron., vol. 33, iss. 9, pp. 8137-8150, Sep. 2018.
[8] K. H. Law and W. P. Q. Ng, "Dual Closed-Loop Scheme with Lead Compensator and Proportional Controller for Quasi Z-Source Inverter Based STATCOM," in 2018 IEEE 7th Int. Conf. Power Energy, Apr. 2019, pp. 56-61.
[9] K. H. Law, W. P. Q. Ng, and P. I. Au, "Design, Modelling and Control Implementation of PV-MPPT Based DC-DC Converter for STATCOM," IOP Conference Series: Materials Science and Engineering, vol. 495, no. 1, pp. 1-11, 2019.
[10] K. H. Law, W. P. Q. Ng, and K. I. Wong, "Active Harmonic Filtering Using Multilevel H-bridge Inverter Based STATCOM," IOP Conference Series: Materials Science and Engineering, vol. 495, no. 1, pp. 1-9, 2019.
[11] F. Blaabjerg, Z. Chen, and S. B., Kjaer, "Power Electronics as efficient interface in dispersed power generation systems," IEEE Transactions on Power Electronics, vol. 19, issue, 5, pp. 1184-1194, Sept. 2004.
[12] S. Rohner, S. Bernet, M. Hiler, and R. Sommer, "Modulation, Losses, And Semiconductor Requirements of Modular Multilevel Converter," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2633-2642, Aug. 2010.
[13] J. Amini and A. Abedini, "A Straightforward Closed-Loop Control Strategy for A Single Phase Assymemetrical Flying Capacitor Multilevel Inverter," in 4th Power Electronics, Drive Systems \& Technologies Conference, Feb. 2013.
[14] S.Ponkumar, S. M. Rivera, F. Kamroon, and S. G. Kumar, "Realization of Cascaded Multilevel Inverter" in CHILEAN Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Oct. 2017.
[15] M. A. Hoddrizadeh, M. Sarbanzadeh, M. Rivera, J. Munoz, A. Villalon, and C. Munoz, "New Single-Phase Asymmetric Reduced Multilevel Inverter Based on Switched-Diode for Cacaded Multilevel Inverters," in IEEE International Conference of Industrial Technology, Feb. 2019.
[16] T. Muhammad, A. U. Khan, H. Jan, M. Y. Usman, J. Javid, A. Aslam, "Cascaded Symmetric Multilevel Inverter with Reduced Number of Controlled Switches." International Journal of Power Electronics and Drive System, vol. 8, no. 2, pp. 795-803, June 2017.
[17] D. Cui, Q. Ge, Z. Zhou, and B. Yang, "A Closed-Loop Voltage Balance Method for Five- Level Diode Clamped Inverter," 43rd Annual Conference of the IEEE Industrial Electronics Society, Nov. 2017.
[18] G. S. Lakshmi, "Five-Level and Seven-Level DCMI fed to IPMSM," International Conference on Electrical Engineering Research \& Practice, Nov. 2019.
[19] S. Choudhury, S. Nayak, T. B. Dash, and P. K. R. Out,"A Comparative Analysis of Five Level Diode Clamped and Cascaded H-bridge Multilevel Inverter for Harmonics Reduction," Technologies for Smart City Energy Security and Power, Mar. 2018.
[20] M. Zolfaghar, E. Najafi, S. Hasanzadeh, "A Modified Diode Clamped with Reduced Number of Switches," 9th Annual Power Electronics, Drives Systems and Technologies Conference, Apr. 2018.
[21] S. T. Meraj, A. Ahmed, K. H. Law, A. Arif, and A. Masaoud, "DSP Based Implementation of SHE-PWM for CrossSwitched Multilevel Inverter," in 2019 IEEE 15th Int. Colloquium Signal Process. Its Appl., Apr. 2019, pp. 54-59.
[22] S. T. Meraj, K. H. Law, and A. Masaoud, "Simplified Sinusoidal Pulse Width Modulation of Cross-switched Multilevel Inverter," in 2019 IEEE 15th Int. Colloquium Signal Process. Its Appl., Apr. 2019, pp. 1- 6. 2020 11th IEEE Control and System Graduate Research Colloquium (ICSGRC 2020), 8 August 2020, Shah Alam, Malaysia

