IJIRCSTJournal International Journal of Innovative Research in Computer Science and Technology I S Volume 11 Issue 4 Electronics and Communication Engineering English July - August 2023 N N Y 2023 10 13 Computer Sciences Design and Implementation of Two Speed Multiplier Using FPGA English Y 74 77 U. Anusha Rani English Y Kotte Chandrika English N Ardaveeti Ranga Manikanta English N Chimmiri Dorababu English N Naga Sudheer Rajavarapu English N Muvva Gopi English N https://doi.org/10.55524/ijircst.2023.11.4.13 Multiplication has recently been given top priority in all applications of digital signal processing and machine learning. It is crucial to control the area, latency, power, and performance overall using parallel implementations. This will require more logic sizes with critical routes and more power consumption because the amount of multiplications will also result in a number of arithmetic additions and subtractions. In order to address this issue, the proposed work will present extensive optimization of radix-4 multiplication circuits using a modified booth algorithm and a kogge stone adder, which will result in smaller critical paths and improved performance overall when compared to Wallace trees and DADDA multipliers.  Finally, this effort will synthesize in a Xilinx FPGA using Verilog HDL and demonstrate area comparisons. English FPGA, Verilog HDL, DADDA multipliers, DFT, DCT https://ijircst.org/abstract.php?article_id=1185