IJIRCSTJournal International Journal of Innovative Research in Computer Science and Technology I S Volume 11 Issue 4 Electronics and Communication Engineering English July - August 2023 N N Y 2023 10 13 Computer Sciences FPGA Implementation of High Throughput Lossless Canonical Huffman Machine Decoder English Y 78 81 P. Uday Kumar English Y K.Vineela English N J.venkatavamsi English N N.Rajesh English N R.V. Lokesh kumar English N Lokesh kumar English N P.Hyndavi English N https://doi.org/10.55524/ijircst.2023.11.4.14 Because there are more data bits and memory operations in modern digital networks, data transport and reception are more complicated, resulting in more data loss and lower throughputs. As a result, the suggested work of this study uses the Canonical Huffman compression approach to deliver lossless data compression with minimal memory architecture. The Huffman machine will present a memory-efficient design that is lossless and supports multi-bit data compression [1]. Here, utilizing variable length and the Canonical Huffman encoding method, this methodology will show input as 640 data bits, compressed output as 90 data bits, and de-compressor 90 data bits to 640 data bits using the Canonical Huffman decoding method. Finally, this work will be synthesized on a Vertex FPGA and presented in Verilog HDL, with results for area, delay, and power. English Data Bits, Decoding, Decompression, Logic Gates, Throughput, Canonical Huffman Compression in Verilog HDL https://ijircst.org/abstract.php?article_id=1186