Volume- 3
Issue- 5
Year- 2015
Article Tools: Print the Abstract | Indexing metadata | How to cite item | Email this article | Post a Comment
E.Jebamalar Leavline , K.Thaneesh Kumar, C. Vimal Raj
Test data compression is needed to minimize the chip area used for storing the test data. The time taken for decompressing the test data is of major concern in the recent past. In this paper, 2 n -pattern run length coding for test data compression is addressed. The 2n -PRL compression method iteratively encodes 2|n| runs of compatible or inversely compatible patterns either inside a single segment or across multiple segments in to a codeword. It is used to save the memory requirement in automated test equipment (ATE) and test application time (TAT). Also, an enhancement to this 2 n -PRL is proposed and discussed. Theoretical calculation shows that the proposed method further reduces the code word length and hence increases the compression ratio.
[1] B. Koenemann, “LFSR-coded test patterns for scan designs,” in Proc. Eur. Test Conf., 1991, pp. 237–242.
[2] J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, “Embedded deterministic test,” IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 23, no. 5, pp. 776–792, May 2004.
[3] K. J. Balakrishnan and N. A. Touba, “Improving linear test data compression,” IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 11, pp. 1227–1237, Nov. 2006.
[4] C. V. Krishna, A. Jas, and N. A. Touba, “Reducig test data volume using LFSR reseeding with seed compression,” in Proc. IEEE Int. Test Conf., Oct. 2002, pp. 321–330.
[5] Z. Wang, H. Fang, and K. Chakrabarty, “Deviation-based LFSR reseeding for test-data compression,” IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 28, no. 2, pp. 259–271, Feb. 2009.
[6] I. Bayraktaroglu and A. Orailoglu, “Test volume and application time reduction through scan chain concealment,” in Proc. Des. Autom. Conf., 2001, pp. 151–155.
[7] C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, A. Ferko,
[8] B. Keller, D. Scott, B. Koenemann, and T. Onodera, “Extending OPMISR beyond 10X scan test efficiency,” IEEE Des. Test Comput., vol. 19, no. 5, pp. 65–72, Oct. 2002.
[9] P. T. Gonciari, B. Al-Hashimi, and N. Nicolici, “Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression,” in Proc. Des. Automat. Test Eur., Mar.2002, pp. 604–611.
[10] A. Chandra and K. Chakrabarty, “System-on-a-chip data compression and decompression architecture based on Golomb codes,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, no. 3, pp. 355–368,Mar. 2001.
[11] Chandra, Anshuman, and Krishnendu Chakrabarty. "Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression." In VLSI Test Symposium, 19th IEEE Proceedings on. VTS 2001, pp. 42-47. IEEE, 2001.
[12] A. Chandra and K. Chakrabarty, “Test data compression and test resource partitioning for system-on-a-chip using frequency-directed runlength (FDR) codes,” IEEE Trans. Comput., vol. 52, no. 8, pp. 1076–1088, Aug. 2003.
[13] L. J. Lee, W. D. Tseng, R. B. Lin, and C. L. Lee, “A multi-dimensional pattern run-length method for test data compression,” in Proc. Asian Test Symp., 2009, pp. 111–116.
[14] A. H. El-Maleh, “Test data compression for system-on-a-chip using extended frequency-directed run-length (EFDR) code,” IET Comput. Digit. Tech., vol. 2, no. 3, pp. 155–163, May 2008.
[15] El-Maleh, Aiman H., and Raslan H. Al-Abaji. "Extended frequency-directed run-length code with improved application to system-on-a-chip test data compression." In Electronics, Circuits and Systems, 2002. 9th International Conference on, vol. 2, pp. 449-452. IEEE, 2002.
[16] El-Maleh, Aiman H. "Test data compression for system-on-a-chip using extended frequency-directed run-length code." Computers & Digital Techniques, IET 2, no. 3 (2008): 155-163.
[17] Tseng, Wang-Dauh, and Lung-Jen Lee. "Test data compression using multi-dimensional pattern run-length codes." Journal of Electronic Testing 26, no. 3 (2010): 393-400.
[18] Lung-Jen Lee, Wang-Dauh Tseng, Rung-Bin Lin, Member, IEEE, and Cheng-Ho Chang, “2 n Pattern Run-Length for Test Data Compression” IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 31, No. 4, April 2012
Bharathidasan Institute of Technology, Anna University, Tiruchirappalli – India (e-mail: jebi.lee@gmail.com).
No. of Downloads: 5 | No. of Views: 2815
Deepa Ajish.
March 2024 - Vol 12, Issue 2
Sakshi Srivastava, Ruchi Pandey, Shuvam Kumar Gupta, Saurabh Nayak.
November 2023 - Vol 11, Issue 6
Mallisetty Siva Mahesh, Kattamuri B N Ayyappa, Maddela Murali, Mididoddi Surendra Babu, Nagababu Pachhala.
November 2023 - Vol 11, Issue 6
