Volume- 10
Issue- 3
Year- 2022
DOI: 10.55524/ijircst.2022.10.3.4 |
DOI URL: https://doi.org/10.55524/ijircst.2022.10.3.4
Crossref
This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)
Article Tools: Print the Abstract | Indexing metadata | How to cite item | Email this article | Post a Comment
Dr. Ch. Manohar Kumar , Ms. M.V. Sree Harika, Mr. S. Mahesh Babu, Ms. D. Manasa Lakshmi, Mr. G. Jagadeesh
Today’s modern communication requires high data transmission rate and low power consumption. One of the most common concepts of data transmission can be achieved by Multiplexers. The Multiplexers are the logic designs where data can be transmitted by n number of inputs over the transmission path based on the selection line producing the single input. The application of Multiplexers is more active in communications systems. Also Low power consumption and the high-speed result is the major concern for choosing the digital circuits [1,2]. Here we designed a 2:1 Multiplexer using CMOS technology with 45nm, 90nm, and 180nm. Since CMOS offers less power consumption, we can till reduce the power consumed by using power reduction techniques. In this paper we designed and compared the 2:1 Multiplexer using Lector, LCnmos, and LCpmos power reduction techniques.
Assistant Professor, Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College for Degree and PG Courses(A), Visakhapatnam, Andhra Pradesh, India
No. of Downloads: 48 | No. of Views: 981
Dr. Ch. Manohar Kumar, S. Yaswanth, B. Venkata Sai Teja, K. Akhila, S. Joshna.
May 2024 - Vol 12, Issue 3
Dr. P.A. Nageswara Rao, Mr. V. D. S. Venkat, Mrs. K. Sharmila, Mrs. M. Tharangini.
May 2024 - Vol 12, Issue 3
Ramana Babu Ch, Harish Kumar Yediri, Manohar Eere.
May 2024 - Vol 12, Issue 3