Verification of UART and I2C Protocols Using System Verilog

Dr. Ch. Manohar Kumar

doi:10.55524/ijircst.2023.11.2.11

Abstract

Design Verification in VLSI is the most important step in the product development process. It aims to confirm that the system designed meets with the standards and requirements of the system. Verification is the process of checking whether the designed system performs all the required functionality specified in the design by writing the test bench or verification environment that contains group of classes and modules which generates input stimulus to the system and the output from that design is compared with the expected output. A communication system has set of roles those are called protocols. UART is a serial communication protocol that is used when only two devices are needed to communicate and it uses peer to peer topology. I2C stands for Inter Integrated Circuit used for communication between master and slave in which more than one slave devices or memory can be connected to a master device. System Verilog has been primarily used for the verification purposes in VLSI because it has the features of Hardware Description Languages such as Verilog and VHDL, C and C++ and functional coverage, assertion coverage, constrained randomization and supports OOPs concepts.

Keywords

Verification, Protocols, UART, I2C, System Verilog.

References

Yamini R, Ramya M V, Design and Verification of UART using System Verilog, International Journal of Engineering and Advanced Technology (IJEAT)ISSN: 2249 – 8958 (Online), Volume-9 Issue-5, June 2020
Lakshmi Manasa Kappaganthu, Durga Prakash M, Avinash Yadlapati, I2C Protocol and its Clock Stretching Verification using System Verilog and UVM, International Conference on Inventive Communication and Computational Technologies, (ICICCT 2017)
R. K. Megalingam, J. M. Varghese and S. A. Anil, "Distance estimation and direction finding using I2C protocol for an auto-navigation platform," 2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI- SATA), Bengaluru, India, 2016, pp. 1-4, doi: 10.1109/VLSI-SATA.2016.7593061.
U. Nanda and S. K. Patnaik, "Universal Asynchronous Receiver and Transmitter (UART)," 2016 3rd International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India, 2016, pp. 1-5, doi: 10.1109/ICACCS.2016.7586376.
Vibhu Chinmay, Shubham Sachdeva, “A Review Paper on Design and Simulation of UART for Serial Communication,”2014 IJIRT, Volume 1 Issue 6, SSN : 2349-6002.
Bidisha Kashyap and V Ravi, “Universal Verification Methodology Based Verification of UART Protocol”, Published under licence by IOP Publishing Ltd. Journal of Physics: Conference Series, Volume 1716, National Science, Engineering and Technology Conference (NCSET)2020,11-12 May 2020, Vellore Institute of Technology, Chennai, India. Citation Bidisha Kashyap and V Ravi 2020 J. Phys.: Conf. Ser. 1716 012040, DOI 10.1088/1742-6596/1716/1/012040
M. R. L. P. M. M. “Design and Implementation of UART”. International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3, no. 6, June 2015, pp. 4289-91, doi:10.17762/ijritcc.v3i6.4638.
Frederic Leens, An Introduction to I2C and SPI Protocols, IEEE Instrumentation and Measurement magazine February 2009.“Implementing I2C Communication Protocol in LABVIEW FPGA”, http:/ / www.ni.com. Samir Palnitkar, Verilog HDL - A guide.
Comparison of VHDL, Verilog and System Verilog, by Stephen Bailey, www.model.com C. H. Roth, “Digital System Design Using VHDL", PWS
Publishing Company, 2008.
System Verilog Verification guide (https://verificationguide.com/systemverilog/systemveril og-tutorial/)

Cites this article as

[Dr. Ch. Manohar Kumar, Mr. G. Mahesh Babu, Mr. A. Hemanth Chakradhar, Mr. A.S.K. Pranav, Mr. D. Sudheer, Mr. U. Alex Prince (2023), Verification of UART and I2C Protocols Using System Verilog, International Journal of Innovative Research in Computer Science & Technology (IJIRCST), Vol-11, Issue-2, Page No-58-61], (ISSN 2347 - 5552). www.ijircst.org

Corresponding Author

Dr. Ch. Manohar Kumar

Assistant Professor, Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College for Degree and PG Courses(A), Visakhapatnam, Andhra Pradesh, India

Download Full Paper

Download PDF

No. of Downloads: 8 | No. of Views: 172

A Hybrid Approach for Optimized Resource Allocation in a Deployed 4G Long Term Evolution (LTE) Network

Bisma, Ravinder Pal Singh, Jasmeen Gill, Dr. Monika Mehra.

January 2023 - Vol 11, Issue 1
Vehicle Number Plate Identification Using a Bi-Step Region Segmentation and Classification Technique

Raja Mursleen Bhat, Ravinder Pal Singh, Jasmeen Gill, Dr. Monika Mehra.

January 2023 - Vol 11, Issue 1
A Compact 4 Port MIMO Diversified Antenna for X-Band Applications

M. Rajasekhar, S.CH. Kantha Rao, B. S. Ganesh.

November 2022 - Vol 10, Issue 6

IJIRCST

Verification of UART and I2C Protocols Using System Verilog

Citations

Download Full Paper PDF

Total View 172

Total Download 8