Design and Implementation of Two Speed Multiplier Using FPGA

U. Anusha Rani; Kotte Chandrika; Ardaveeti Ranga Manikanta; Chimmiri Dorababu; Naga Sudheer Rajavarapu; Muvva Gopi

Abstract

Multiplication has recently been given top priority in all applications of digital signal processing and machine learning. It is crucial to control the area, latency, power, and performance overall using parallel implementations. This will require more logic sizes with critical routes and more power consumption because the amount of multiplications will also result in a number of arithmetic additions and subtractions. In order to address this issue, the proposed work will present extensive optimization of radix-4 multiplication circuits using a modified booth algorithm and a kogge stone adder, which will result in smaller critical paths and improved performance overall when compared to Wallace trees and DADDA multipliers. Finally, this effort will synthesize in a Xilinx FPGA using Verilog HDL and demonstrate area comparisons.

Keywords

FPGA, Verilog HDL, DADDA multipliers, DFT, DCT

References

Li, Y. Zhai, and X. Li, "A fast Huffman Decoding Algorithm For Image Compression," in Proceedings of the IEEE International Conference on Big Data Computing and Communication Systems, 2020.
Information Technology, “Generic Coding of Moving Pictures and Associated Audio Information”, Part 2: Video, Standard ISO/IEC 13818- 2:2013, 2019.
Alistair Moffat, 2019, “Huffman Coding”, ACM Computer Survey, 52, 4, Article 85, August 2019.
Anab Rashid , Satish Saini, Sheikh Safiullah, Zahid Farooq. “System Dynamics and Frequency Regulation of a Multi-Area Power System Using an Optimal Controller”, International Journal of Innovative Research in Engineering & Management (IJIREM), 9, no.3, pp. 66-72 (2022), doi:10.55524/ijirem.2022.9.3.9.
Liu, Yue, and Li Luo. "Lossless Compression of Full-Surface Solar Magnetic Field Image Based On Huffman Coding." In 2017 IEEE 2nd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), pp. 899-903. IEEE, 2017.

Cites this article as

U. A. Rani, K. Chandrika, A. R. Manikanta, C. Dorababu, N. S. Rajavarapu, M. Gopi, "Design and Implementation of Two Speed Multiplier Using FPGA", International Journal of Innovative Research in Computer Science and Technology (IJIRCST), Vol-11, no.4, pp.74-77, 2023. Available from: https://doi.org/10.55524/ijircst.2023.11.4.13

Corresponding Author

U. Anusha Rani

Assistant Professor, Department of Electronics and Communication Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India.

Download Full Paper

Download PDF

No. of Downloads: 16 | No. of Views: 342

A Novel Rhombus Shaped Multiband Antenna for Wireless Applications

Dr. Ch. Manohar Kumar, S. Yaswanth, B. Venkata Sai Teja, K. Akhila, S. Joshna.

May 2024 - Vol 12, Issue 3
Implementation of a Fully Automatic Four-way Traffic Light Controller Using Verilog

Dr. P.A. Nageswara Rao, Mr. V. D. S. Venkat, Mrs. K. Sharmila, Mrs. M. Tharangini.

May 2024 - Vol 12, Issue 3
Smart Helmet Implementation using GSM Module

Ramana Babu Ch, Harish Kumar Yediri, Manohar Eere.

May 2024 - Vol 12, Issue 3

IJIRCST

Design and Implementation of Two Speed Multiplier Using FPGA

Citations

Download Full Paper PDF

Total View 342

Total Download 16