[1] Shi J, Gao F, Wu TJ. Single-cycle and multi-cycle generalized 2D model predictive iterative learning control (2D-GPILC) schemes for batch processes. J Process Control. 2007;

[2] Pedroni V. Circuit Design with VHDL. MIT Press. 2004.

[3] Koledina KF, Koledin SN, Gubaydullin IM. Optimal conditions for single-cycle and multi-cycle reactions based on a kinetic model. In: Journal of Physics: Conference Series. 2018.

[4] Safaa S. Omran Hadeel S. Mahmood. No Title. ICIT 2013 6th Int Conf Inf Technol. 2013;

[5] Dennis DK, Priyam A, Virk SS, Agrawal S, Sharma T, Mondal A, et al. Single cycle RISC-V micro architecture processor and its FPGA prototype. In: 2017 7th International Symposium on Embedded Computing and System Design, ISED 2017. 2018.

[6] Xu SZ, Wang LW, Wang RZ. Thermodynamic analysis of single-stage and multi-stage adsorption refrigeration cycles with activated carbon-ammonia working pair. Energy Convers Manag. 2016;

[7]. Hardware Description Language: Verilog. In: Introduction to Embedded System Design Using Field Programmable Gate Arrays. 2008.

[8] Safaa S. Omran HSM. HARDWARE MODELLING OF A 32-BIT, SINGLE CYCLE RISC PROCESSOR USING VHDL. ICIT 2013 6th Int Conf Inf Technol. 2013;

[9] Reaz MBI, Jalil J, Rahman LF. Single core hardware modeling of 32-bit MIPS RISC processor with a single clock. Res J Appl Sci Eng Technol. 2012;

[10] Mohammad Zaid PPM. DESIGN AND APPLICATION OF RISC PROCESSOR. Impact. 2017;

SOEIT, Sanskriti University, Mathura, Uttar Pradesh, India (madhavsolanki.cse@sanskriti.edu.in)